Skip to main content

CARD - top navigation

  • Learn
  • Piazza
  • DRPS

Breadcrumb

  1. Home
  2. CARD: Computer Architecture and Design
  3. CARD: Course Materials

CARD: Implementing a reset signal

There are two styles of reset that can be applied to a synchronous design (i.e. a design with state elements); these are synchronous and asynchronous. The examples given in the lab and in the lectures are in fact all asynchronous. There has been much debate about which of these is the best to use - the paper below discusses this potentially confusing topic and offers some clarity.

  • Synchronous Resets? Asynchronous Resets? I am so confused! How will I ever know which to use?, C.E. Cummings and D. Mills, Sunburst Design Inc.
License
All rights reserved The University of Edinburgh

Book traversal links for CARD: Implementing a reset signal

  • CARD: Metastability and Synchronization
  • Up
  • CARD: Assessment

Navigation links

  • CARD: Course Information
  • CARD: Course Materials
    • CARD: Schedule
    • CARD: Syllabus
    • CARD: Resource List
    • CARD: RISC-V Instruction Set References
    • CARD: Computer arithmetic
    • CARD: Tools and Documentation
    • CARD: Verilog
    • CARD: Metastability and Synchronization
    • CARD: Implementing a reset signal
  • CARD: Assessment
RSS feed

Opencourse privacy & accessibility statements; contact Informatics, ILTS.